Miao, T.; Wu, Z.; Li, D.; Lyu, Y.; Vai, M. I.; Liu, Y. (2025). "FCCQA: A High-Performance FPGA-based Accelerator for Approximate Nearest Neighbor Search." Proc. IEEE ISCAS 2025, pp. 1-5. doi:10.1109/ISCAS56072.2025.11043347.
Tian, K.; Wang, H.; Wu, Z.; Lyu, Y.; Vai, M. I.; Liu, Y. (2025). "Multibit Attention Fusion for Gaze Estimation Using 12-Bit RAW Data From CMOS Sensors." IEEE Transactions on Instrumentation and Measurement. doi:10.1109/TIM.2025.3568959.
Zhang, J.; Li, N.; Wu, Z.; Liu, Y. (2025). "GAS: A Flexible CNN Accelerator Architecture for Heterogeneous Dataflow Implementation." Proc. ISEDA 2025, pp. 52-57.
Wu, Z.; Liu, Y.; Li, N.; Cao, H.; Wang, H. (2025). "An Agile Design Method for Reconfigurable Spatial Accelerators in Tensor Computation." Proc. ISEDA 2025, pp. 35-40.
Cao, H.; Wu, Z.; Li, D.; Jing, P.; Pun, S. H.; Liu, Y. (2025). "Accelerating Control Flow on CGRAs via Speculative Iteration Execution." IEEE Computer Architecture Letters, 24(1): 109-112. doi:10.1109/LCA.2025.3554777.
Wu, Z.; Wang, H.; Li, N.; Cao, H.; Liu, Y. (2025). "HAOT: Heterogeneous Hardware-Aware Tensor Computation Optimization Framework via Transformer." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. doi:10.1109/TCAD.2025.3629566.
Cao, P.; Wang, H.; Cao, H.; Wu, Z.; Liu, Y. (2025). "A Flexible Dual-Mode and Efficient RISC-V Coprocessor for On-Node FFT Acceleration in Edge Sensing." IEEE Embedded Systems Letters. doi:10.1109/LES.2025.3634524.
Yin, Q.; Li, D.; Wu, Z.; Pun, S. H.; Liu, Y. (2024). "Design and Implementation of RISC-V System-on-Chip for SPWM Generation Based on FPGA." IEICE Electronics Express, 21(24): 20240603. doi:10.1587/elex.21.20240603.
Li, N.; Li, D.; Wu, Z.; Jing, P.; Pun, S. H.; Liu, Y. (2025). "SubMap: A Partial Mapping Strategy for CGRA Based on sub-CGRA Exploration." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 44(7): 2827-2831. doi:10.1109/TCAD.2024.3520024.
Wang, S.; Wang, H.; Liu, R.; Wu, Z.; Wei, B.; Liu, Y. (2024). "MSCFormer: Multi-Scale Circular Transformer for Image Deblurring." Proc. IEEE VCIP 2024, pp. 1-5. doi:10.1109/VCIP63160.2024.10849898.
Yin, X.; Wu, Z.; Li, D.; Shen, C.; Liu, Y. (2024). "An Efficient Hardware Accelerator for Block Sparse Convolutional Neural Networks on FPGA." IEEE Embedded Systems Letters, 16(2): 158-161. doi:10.1109/LES.2023.3296507.
Wu, Z.; Hu, Y.; Li, N.; Lu, W.; Liu, Y. (2024). "HiEval: A Scheduling Performance Estimation Approach for Spatial Accelerators via Hierarchical Abstraction." Journal of Systems Architecture, 148: 103079. doi:10.1016/j.sysarc.2024.103079.
Sun, J.; Wu, Z.; Wang, H.; Jing, P.; Liu, Y. (2023). "A Novel Integrated Eye-Tracking System With Stereo Stimuli for 3-D Gaze Estimation." IEEE Transactions on Instrumentation and Measurement, 72: 1-15. doi:10.1109/TIM.2022.3225009.
Hu, Y.; Shen, C.; Yang, L.; Wu, Z.; Liu, Y. (2022). "A Novel Predictor With Optimized Sampling Method for Hardware-Aware NAS." Proc. ICPR 2022, pp. 2114-2120. doi:10.1109/ICPR56361.2022.9956144.
Wang, H.; Tang, J.; Wu, Z.; Liu, Y. (2022). "A Multi-beam Steerable Parametric Array Loudspeaker for Distinct Audio Content Directing." IEEE Sensors Journal, 22(13): 13640-13647. doi:10.1109/JSEN.2022.3179870.
Conference proceedings talk at Testing Institute of America 2014 Annual Conference, Los Angeles, CA, USA
Talk at London School of Testing, London, UK
Tutorial at UC-Berkeley Institute for Testing Science, Berkeley, CA, USA
Talk at UC San Francisco, Department of Testing, San Francisco, CA, USA